Presentation
HexaMesh: Scaling to Hundreds of Chiplets with an Optimized Chiplet Arrangement
SessionLet's Network with Chiplets
Description2.5D integration is an important technique to tackle the growing cost of manufacturing chips in advanced technology nodes. This poses the challenge of providing high-performance inter-chiplet interconnects (ICIs). As the number of chiplets grows to tens or hundreds, it becomes infeasible to hand-optimize their arrangement in a way that maximizes the ICI performance. In this paper, we propose HexaMesh, an arrangement of chiplets that outperforms a grid arrangement both in theory (network diameter reduced by 42%; bisection bandwidth improved by 130%) and in practice (latency reduced by 19%; throughput improved by 34%). MexaMesh enables large-scale chiplet designs with
high-performance ICIs.
high-performance ICIs.
Event Type
Research Manuscript
TimeWednesday, July 12th11:25am - 11:40am PDT
Location3008, 3rd Floor
Design
Design Methodologies for System-on-Chip and 3D/2.5D System-in Package