Session

DescriptionNew tools for dataflow, datapath and hardware accelerators: architectural optimization and design space exploration by Rubick to synthesize spatial architectures via dataflow decomposition, an FPGA mapping-aware timing regulation technique for dataflow circuits, floating-point hardware optimization by program analysis and equivalence graph rewriting techniques, and finally hardware generation and scheduling for heterogeneous neural network accelerators based on processing-in-memory.